Combining Stochastic Process Algebras and Queueing Networks for Software Architecture Analysis

Simonetta Balsamo  
Dipartimento di Informatica  
Univ. "Ca’ Foscari" di Venezia  
balsamo@dsi.unive.it

Marco Bernardo  
Centro per l’Appl. delle S.T.I.  
Univ. di Urbino  
bernardo@sti.uniurb.it

Marta Simeoni  
Dipartimento di Informatica  
Univ. "Ca’ Foscari" di Venezia  
simeoni@dsi.unive.it

ABSTRACT

We propose an integrated approach to the functional and performance analysis of Software Architectures (SAs) based on Stochastic Process Algebras (SPAs) and Queueing Networks (QNs), in order to combine their main advantages: formal techniques for the verification of functional properties of systems for SPAs, and efficient performance analysis for QNs. We first introduce Ėmilia, a SPA based architectural description language for the compositional, graphical and hierarchical modeling of SAs, which is equipped with suitable checks for the detection of architectural mismatches. Then we present a systematic approach to derive QN models from Ėmilia specifications. This is based on the identification of three different classes of QN basic elements – arrival processes, buffers, and service processes – and on syntactic restrictions to be imposed to Ėmilia specifications, so that each architectural component directly falls into one of the three classes. Although performance analysis could be carried out directly on the Markov chain (MC) underlying an Ėmilia specification, having a QN model allows performance indices to be evaluated possibly by exact product form solutions or by well known approximate methods. Furthermore, unlike the underlying MC, the high level of abstraction of the QN model should ease the interpretation of the performance results at the architectural description level.

1. INTRODUCTION

Software Architecture (SA) is an emerging field within software engineering aiming at describing both the structure and the behavior of software systems at a high level of abstraction [18, 17]. The static and behavioral descriptions characterize, at an early stage of development, the basic design choices on the system under consideration, which clearly influence the subsequent development and deployment phases. Appropriate languages and tools are then required, in order to support SA with a suitable formalization of the architecture descriptions and the automatic analysis of their functional properties.

There is moreover a growing interest in quantitative analysis of software systems, and it has been recognized in the last years that performance analysis should be integrated in the software development life cycle since the early stages (see, e.g., [20, 21]). In particular, SAs have been devised as the appropriate design level to conduct early predictive performance analysis, thus allowing for a choice among alternative architectures on the basis of quantitative aspects.

In this paper we propose an integrated approach to the functional and performance analysis of SAs based on Stochastic Process Algebras (SPAs) and Queueing Networks (QNs). The idea is to combine the main advantages of the two frameworks: formal techniques for system specification and verification of functional properties for SPAs, and efficient performance analysis for QNs.

SPAs (see, e.g., [11, 10, 6]) are a well known formal specification technique for concurrent and distributed systems. Its main features, i.e. composability – which allows system descriptions to be built in a modular and hierarchical way – and abstraction – which allows the internal details of a system description to be hidden at analysis time – make SPA suited to work with at the architectural level of design. Compared to classical process algebra (see, e.g., [16]), besides the purely functional aspects with SPA it is possible to express activity durations by using random variables. In addition to functional verification (e.g. via model checking [7]), this permits the quantitative analysis of the modeled system through the construction and solution of the underlying stochastic process.

QNs (see, e.g., [15, 14, 13]) have been widely applied as system performance models. Classical QNs represent resource sharing systems and can be solved by efficient algorithms, which do not require the construction of the underlying stochastic process. Moreover, extensions of classical QNs have been introduced in order to represent other interesting features of real systems, such as synchronization and concurrency constraints, finite capacity queue and memory constraints, and simultaneous resource possession. Some approximate solution techniques have been defined for several types of extended QNs.

The presentation of our integrated approach starts with the introduction of Ėmilia, an architectural description language (ADL) based on an expressive SPA called EMPAϕ [6]. Ėmilia provides a formal framework for the compositional, graphical, and hierarchical modeling of software systems, which is equipped with some checks inspired by [3, 4] for the detection of possible architectural mismatches. The timing
of the durational actions is mainly expressed by exponential random variables, so that the underlying stochastic process yields a Markov Chain (MC). Although performance analysis could be carried out directly by Æmilia, this requires the construction and solution of the underlying MC, whose state space explosion soon makes the analysis unfeasible. Moreover the MC is a flat model that does not reflect the structure of the specified SA, thus hampering the interpretation of the performance analysis results at the architectural description level.

In order to overcome these two drawbacks related to the efficient evaluation of performance indices and with the possibility of getting some feedback at the architectural description level in case of poor performance, we propose an approach to derive QN models from Æmilia specifications. More precisely, we define a mapping from Æmilia to QNs based on the identification of three different classes of QN basic elements − arrival processes, buffers, and service processes − and on some restrictions to the Æmilia specifications, so that each architectural component directly falls into one of the three classes. Such restrictions can easily be verified at the syntax level. Our translation of Æmilia specifications leads to classical open or closed QNs, with general (or phase-type) arrival and service time distributions and FIFO buffers with finite or infinite capacity. This allows us to apply efficient performance evaluation methods possibly by exact product form solutions or by well known approximate methods. Furthermore, the high level of abstraction of the QN model should ease the interpretation of the performance results at the architectural description level.

We illustrate an example of application of the combined approach to a compiler system. More precisely, we consider three different SAs allowing the compilation phases to work sequentially, in a pipeline fashion, and in parallel, respectively. We present their Æmilia graphical representations and formal specifications, and the mapping to the corresponding QN models. The MC models associated with the Æmilia specification of these three SAs are infinite state and require numeric approximate solutions. On the other hand, the translation of the Æmilia specifications leads to simple QN models admitting either product form or approximate solutions. The SAs modeling the three variants of the compiler system have been already presented in [1], where the authors propose a methodology to derive a QN model from a labeled transition system describing the behavior of a SA. The QNs obtained for the three considered SAs by using the methodology in [1] and the ones obtained by using our mapping coincide. Using transition systems as a SA formal specification model allows the independence from any specific architectural description language. In our approach, however, by considering Æmilia as specification language we can define a direct mapping to QNs that avoids the explicit construction of the underlying transition system.

The paper is organized as follows. In Sect. 2 we introduce syntax, semantics, and architectural checks for Æmilia. In Sect. 3 we describe a QN semantics for Æmilia by providing a mapping from Æmilia specifications to QN models. The example about the pipeline and concurrent SAs for the compiler system are described in Sect. 4 by providing their Æmilia graphical representations and formal specifications and by showing their corresponding QNs. Concluding remarks about related and future work are given in Sect. 5.

2. ÆMILIA: A SPA BASED ADL

In this section we introduce the syntax, the semantics, and the architectural checks for Æmilia, a performance oriented ADL. Æmilia is the result of the integration of two formalisms: PADL [3, 4] and EMPAq [6]. The former is a process algebra based ADL equipped with some architectural checks for the detection of deadlock related architectural mismatches. The latter is an expressive process algebra allowing for the performance modeling and analysis of concurrent and distributed systems.

In essence, with Æmilia the description of a complex system can be built compositionally and hierarchically through a graphical support. First, we have to define the behavior of the types of components in the system and their interactions with the other components. The functional and performance aspects of the behavior are described through a family of EMPAq terms, while the interactions are described through actions occurring in such terms. Then, we have to declare the instances of each type of component present in the system and the way in which their interactions are attached to each other in order to allow the instances to communicate. For the sake of ease, this can be accomplished with the support of a flow graph [16], where the nodes represent the component instances and the links represent the interaction actions. Whenever some component is in turn made out of several subcomponents, the procedure is simply repeated at the subcomponent level. Afterwards, the consistency of the attachments w.r.t. deadlock freedom (in case the building components are deadlock free) and the completeness of the performance related information is verified through some architectural checks. Finally, the whole behavior of the Æmilia description is a family of EMPAq terms automatically obtained by composing in parallel the behavior of the declared instances according to the specified attachments. From the whole behavior, state transition based models can be automatically derived on which functional verification and performance evaluation can be carried out.

2.1 Syntax

Æmilia is based on the stochastic process algebra EMPAq, whose syntax is briefly recalled below.

\textbf{Definition 2.1.} The set of terms of EMPAq is generated by the following syntax

\[ E ::= 0 \mid <a, \lambda>, E \mid E + L \mid E \varphi \mid E^\tau \mid E \| A \]

where \( E \) belongs to a set \( \text{AType} \) of action types including a distinguished action \( \tau \) for unobservable activities, \( \lambda \) belongs to a set \( \text{ARate} \) of action rates including generative exponential rates \( \lambda \in \mathbb{R}^+ \), immediate rates of the form \( \delta_v \) where \( l \in \mathbb{N}^+ \) is a generative priority level and \( v \in \mathbb{R}^+ \) is a generative weight, and passive rates of the form \( \delta_w \) where \( l \in \mathbb{N}^+ \) is a reactive priority level and \( w \in \mathbb{R}^+ \) is a reactive weight, \( L, \varphi \in \text{AType} - \{\tau\} \), \( \varphi \) belongs to a set \( \text{ATRelFun} \) of action type relabeling functions preserving observability (i.e., \( \varphi^{-1}(\tau) = \{\tau\} \)), and \( A \) belongs to a set \( \text{Const} \) of constants each possessing a (possibly recursive) defining equation of the form \( \delta A = E \). We denote by \( \text{Act} \) the set of actions and by \( 0 \) the set of closed and guarded terms.

An earlier, not fully integrated version of Æmilia, called ÆMPA, can be found in [2].

If omitted, the value of a priority level or weight is intended to be 1.
In the syntax above, “Q” is the term that cannot execute any action. Term \(<a, \lambda, E\) can execute action \(<a, \lambda\) and then behaves as term \(E\). Term \(E/L\) behaves as term \(E\) with each executed action \(<a, \lambda\) turned into \(<\tau, \lambda\) whenever \(a \in L\). Term \(E[\varphi]\) behaves as term \(E\) with each executed action \(<a, \lambda\) turned into \(<\varphi(a), \lambda\>\). Term \(E_1 + E_2\) behaves as either term \(E_1\) or term \(E_2\) depending on whether an action of \(E_1\) or an action of \(E_2\) is executed. If the choice involves exponentially timed actions, the race policy applies and each involved action is selected with a probability proportional to its rate. If the choice involves immediate actions, they take precedence over exponentially timed ones, that is, an action with the highest priority level is selected by the reactive execution probability of the original passive action or an action of the same type as the two original actions, while its rate is multiplied by the reactive execution probability of the original passive action (or passive in case of synchronization of two passive actions). The action prefix operator and the alternative composition operator are called dynamic operators, whereas the hiding operator, the relabeling operator, and the parallel composition operator are called static operators. A term is called sequential if it is composed of dynamic operators only.

A description in Æmilia represents an architectural type. The description of an architectural type starts with the name of the architectural type and its numeric parameters, which often are values for exponential rates and weights. Each architectural type is defined as a function of its architectural element types (AETs) and its architectural topology. An AET is defined as a function of its behavior, specified either as a family of EMPA-AET sequential terms or through an invocation of a previously defined architectural type, and its interactions, specified as a set of EMPA-AET action types occurring in the behavior that act as interfaces for the AET. The architectural topology is specified through the declaration of a set of architectural element instances (AEIs) representing the system components, a set of architectural (as opposed to local) interactions given by some interactions of the AEIs that act as interfaces for the whole architectural type, and a set of directed architectural attachments among the interactions of the AEIs. Every interaction is declared to be an input interaction or an output interaction and the attachments must respect such a classification: every attachment must involve an output interaction and an input interaction of two different AEIs. An AEI can have different types of interactions (input/output, local/architectural); it must have at least one local interaction. Every local interaction must be involved in at least one attachment, while every architectural interaction must not be involved in any attachment. In order to allow several AEIs to synchronize, every local interaction can be involved in several attachments provided that no autosynchronization arises, i.e. no chain of attachments is created that starts from a local interaction of an AEI and terminates on a local interaction of the same AEI. On the performance side, we have two additional requirements. For the sake of modeling consistency, all the occurrences of an action type in the behavior of an AET must have the same kind of rate (exponential, or immediate with the same priority level, or passive with the same priority level). In order to comply with the synchronization discipline of EMPA-AET, every chain of attachments must contain at most one interaction whose associated rate is exponential or immediate.

We show in Table 1 an Æmilia textual description for an architectural type representing a compiler system. We assume that programs to be compiled arrive according to a Poisson process, that the compiler examines one source program at a time taken from a FIFO buffer, that every compilation phase (lexical analysis, parsing, type checking, optimization, code generation) has an exponentially distributed duration, and that the optimization is carried out with a certain probability. The same compiler system is depicted in Fig. 1 through the Æmilia graphical notation. In a flow graph, the boxes denote the AEIs, the black circles denote the local interactions, the white squares denote the architectural interactions, and the directed edges denote the attachments.

### 2.2 Translation Semantics

The semantics of an Æmilia specification is given by translation into EMPA-AET. Since the semantics for EMPA-AET yields state transition based models, an Æmilia specification is eventually equipped with such models, which can be used to assess functional properties, via model checking [7] and equivalence/preorder checking [8], as well as performance properties, via Markovian/simulation analysis, with the tool TwoTowers [5]. The semantics of \(E \in G\) is a state transition graph \(T[E]\) called the integrated semantic model, whose states are represented by terms and whose transitions are labeled with actions. After pruning the lower priority transitions from \(T[E]\), it is possible to derive a functional semantic model \(\mathcal{F}[E]\) by removing action rates from the transitions, and a performance semantic model \(\mathcal{M}[E]\) by essentially removing action types from the transitions. \(\mathcal{M}[E]\), which is defined only if \(T[E]\) has no passive transitions, is a continuous time or a discrete time MC depending on whether \(T[E]\) has exponentially timed transitions or not.

This section provides the detailed definition of the translation semantics from Æmilia to EMPA-AET: it can be safely skipped by the reader interested in the queueing network semantics only. The translation semantics proceeds in two steps. In the first step, the semantics of all the instances of each AET is defined to be the behavior of the AET projected onto its interactions. Such a projected behavior is obtained from the family of sequential EMPA-AET terms representing the behavior of the AET by applying a hiding operator on all the actions that are not interactions. In this way, we abstract from all the internal details of the behavior of the instances of the AET.

**Definition 2.2.** Let \(C\) be an AET with behavior \(E\) and interaction set \(IS\). The semantics of \(C\) and its instances is defined by \([C] = E/(AType - \{t\}) - IS\).

For our compiler system example we have \([ProgramGeneratorT] = [PG] = ProgramGenerator/\{generate_program\].
In the second step, the semantics of an architectural type is obtained by composing in parallel the semantics of its AEs according to the specified attachments, possibly after relabeling to the same type the interactions whose types are AEIs. For our compiler system example we have

\[
\text{archi}_\text{type} \rightarrow \text{CompilerSystem}(\text{exp}\_\text{rate} \lambda_{\text{prog}}, \beta_{\text{lexer}}, \beta_{\text{parser}}, \beta_{\text{checker}}, \beta_{\text{optimizer}}, \beta_{\text{generator}}; \\
\text{weight} \ \text{prob}_{\text{optimizer}})
\]

\text{archi}_\text{elem}\_\text{types}

- \text{elem}_\text{type} \rightarrow \text{ProgramGeneratorT}(\text{exp}\_\text{rate} \lambda_{\\text{prog}})
- \text{behavior} \rightarrow \text{ProgramGenerator} \triangleq <\text{generate}_\text{program}, \lambda_{\\text{prog}}>, <\text{deliver}_\text{program}, \infty>.\text{ProgramGenerator}
- \text{interactions} \rightarrow \text{output deliver program}

\text{elem}_\text{type} \rightarrow \text{ProgramBufferT}
- \text{behavior} \rightarrow \text{ProgramBuffer}_0 \triangleq <\text{get}_\text{program}, \ast>.\text{ProgramBuffer}_1
- \text{ProgramBuffer}_1 \triangleq <\text{get}_\text{program}, \ast>.\text{ProgramBuffer}_{i+1} + <\text{put}_\text{program}, \ast>.\text{ProgramBuffer}_{i-1} \quad i \geq 1
- \text{interactions} \rightarrow \text{input get program}
- \text{output put program}

\text{elem}_\text{type} \rightarrow \text{CompilerT}(\text{exp}\_\text{rate} \mu, \mu_p, \mu_c, \mu_o, \mu_g; \\
\text{weight} \ p_o)
- \text{behavior} \rightarrow \text{Compiler} \triangleq <\text{select}_\text{program}, \infty>, <\text{recognize}_\text{tokens}, \mu_\text{t}>, <\text{parse}_\text{phrases}, \mu_\text{p}>, <\text{check}_\text{phrases}, \mu_\text{c}>, <\text{opt}_\text{yes}, \text{opt}_\text{no}, \infty_1, \mu_\text{o}>, <\text{optimize}, \mu_\text{o}>, <\text{generate}_\text{code}, \mu_\text{g}>, \text{Compiler} + <\text{opt}_\text{no}, \infty_1, \mu_\text{o}>, <\text{generate}_\text{code}, \mu_\text{g}>, \text{Compiler}>
- \text{interactions} \rightarrow \text{input select program}

\text{archi}_\text{topology}
- \text{archi}_\text{elem}\_\text{instances} \rightarrow \text{PG} : \text{ProgramGeneratorT}(\lambda_{\text{prog}})
- \text{PB} : \text{ProgramBufferT}
- \text{C} : \text{CompilerT}(\beta_{\text{lexer}}, \beta_{\text{parser}}, \beta_{\text{checker}}, \beta_{\text{optimizer}}, \beta_{\text{generator}}; \text{prob}_{\text{optimizer}})

\text{archi}_\text{interactions}
- \text{from PG.deliver program to PB.get program}
- \text{from PB.put program to C.select program}

In order to define the semantics of an arbitrary architectural type, first we have to determine the number of fresh action types that we need in order to make the AEIs interact according to the attachments. To achieve that, we have to single out all the chains of interactions, as each of them corresponds to a maximal set of synchronizing interactions, all of which must therefore be relabeled to the same fresh action. Given an architectural type \(\mathcal{A}\), let \(C_1, \ldots, C_n\) be some of its AEIs and let \(i, j, k\) range over \(\{1, \ldots, n\}\). For each AEI \(C_i\), let \(\mathcal{I}_C_i\) be the set of its interactions, \(\mathcal{A}C_i \subseteq \mathcal{I}_C_i\) be the set of its interactions declared as being architectural, and \(\mathcal{L}_C, c_1, \ldots, c_n \subseteq \mathcal{I}_C_i - \mathcal{A}C_i\) be the set of its local interactions attached to local interactions of \(C_1, \ldots, C_n\). We say that a set \(\mathcal{L}\) of local interactions of \(C_1, \ldots, C_n\) is connected if it is maximal w.r.t. the following property: for each pair \((C_i, a_1, C_j, a_2)\) of interactions of \(\mathcal{L}\), either there is an attachment between them, or there exists an interaction \(C_k, a_3\) of \(\mathcal{L}\) such that there is an attachment between

\[
[\text{ProgramBufferT}] = [\text{PB}] = \text{ProgramBuffer}_0 \quad [\text{CompilerT}] = [\text{C}] = \text{Compiler} / \{\text{recognize}_\text{tokens}, \text{parse}_\text{phrases}, \text{check}_\text{phrases}, \text{opt}_\text{yes}, \text{opt}_\text{no}, \text{optimize}, \text{generate}_\text{code}\}
\]
where \( AEIs \) and architectural interactions of \( C_i \) gives rise to a further projection on the local interactions of \( C_i \) restricted to its local interactions attached to local interactions of \( C_1, \ldots, C_n \). The closed semantics will be used in the definition of the architectural checks. It abstracts from the architectural interactions of \( C_i \) as these must not come into play when checking for deadlock related architectural mismatches. Since the open semantics will be used instead in the definition of the semantics of an architectural type, it does not abstract from the architectural interactions of \( C_i \) as these must be observable. If \( C_i \) has no architectural interactions, then the two semantics coincide.

**Definition 2.3.** The closed and the open interacting semantics of \( C_i \) restricted to \( C_i, \ldots, C_n \) are defined by

\[
[C_i]_{C_1, \ldots, C_n} = [C_i] / (AType - \{ \tau \} - \mathcal{L}_{C_i, C_1, \ldots, C_n})
\]

\[
[C_i]_{C_2, \ldots, C_n} = [C_i] / (AType - \{ \tau \} - \mathcal{L}_{C_i, C_2, \ldots, C_n})
\]

where \( \mathcal{L}_{C_i, C_1, \ldots, C_n} = \mathcal{L}_{C_i, C_1, \ldots, C_n} \cup \mathcal{L}_{C_i, C_1, \ldots, C_n} \)

If we compare Def. 2.2 and Def. 2.3, we observe that the latter gives rise to a further projection on the local interactions attached to local interactions of \( C_1, \ldots, C_n \) and relabel such local interactions in order to make it possible the synchronization among \( C_1, \ldots, C_n \). Finally, we define the closed and the open interacting semantics of \( C_1, \ldots, C_n \) by putting in parallel the closed and the open interacting semantics of each of the considered AEIs, respectively. To do that, we need to define the synchronization sets. Let us preliminarily define for each AEI and pair of AEIs in \( C_1, \ldots, C_n \), the subset of fresh action types to which their local interactions are relabeled:

\[
S(C_i; C_1, \ldots, C_n) = \varphi_{C_i, C_1, \ldots, C_n}(\mathcal{L}_{C_i, C_1, \ldots, C_n})
\]

\[
S(C_j; C_1, \ldots, C_n, C_1, \ldots, C_n) = S(C_i; C_1, \ldots, C_n) \cap S(C_j; C_1, \ldots, C_n)
\]

Recalled that the parallel composition operator is left associative, the synchronization set between the interacting semantics of \( C_1 \) and \( C_2 \) is given by the union of \( S(C_1, C_2; C_1, \ldots, C_n) \) and \( S(C_2, C_1; C_1, \ldots, C_n) \), and so on.

**Definition 2.4.** The closed and the open interacting semantics of \( C_1, \ldots, C_n \) are defined by

\[
[C_1, \ldots, C_n] = \left[ C_1 \right]_{C_1, \ldots, C_n} \cup S(C_1, C_2, C_1, \ldots, C_n) \cup \left[ C_2 \right]_{C_2, \ldots, C_n} \cup S(C_2, C_1, C_2, \ldots, C_n) \cup \cdots
\]

\[
[C_1, \ldots, C_n] = \left[ C_1 \right]_{C_1, \ldots, C_n} \cup S(C_1, C_2, C_1, \ldots, C_n) \cup \left[ C_2 \right]_{C_1, \ldots, C_n} \cup S(C_2, C_1, C_2, \ldots, C_n) \cup \cdots
\]

**Definition 2.5.** The semantics of an architectural type \( A \) with AEIs \( C_1, \ldots, C_n \) is \( \left[ A \right] = [C_1, \ldots, C_n] \).

### 2.3 Architectural Checks

\( \&milia \) is equipped with some architectural checks that the designer can use to verify the well formedness of the architectural types and, in case a mismatch is detected, to identify the components that cause it. Most of such checks are based on the weak bisimulation equivalence [16], denoted \( \approx_{B} \), which captures the ability of the integrated semantic models of two terms to simulate each other behaviors up to \( \tau \) actions when ignoring action rates.

This section provides the detailed description of the architectural checks; it can be safely skipped by the reader interested in the queuing network semantics only. The first two checks, which are a variant of two checks defined for PADL, take care of verifying whether the deadlock free AEIs of an architectural type fit together well, i.e. do not lead to system blocks. The first check (compatibility) is concerned with architectural types whose topology is acyclic. For an acyclic architectural type, if we take an AEI \( K \) and we consider all the AEIs \( C_1, \ldots, C_n \) attached to it, we can observe that they form a star topology whose center is \( K \), as the absence of cycles prevents any two AEIs among \( C_1, \ldots, C_n \) from communicating via an AEI different from \( K \). It can easily be recognized that an acyclic architectural type is just a composition of star topologies. In the case of PADL, an efficient compatibility check based on the weak bisimulation equivalence \( \approx_{B} \) ensures the absence of deadlock within a star topology whose center \( K \) is deadlock free, and this check scales to the whole acyclic architectural type. The basic condition to check is that every \( C_i \) is compatible with \( K \), i.e. the parallel composition of their closed interacting semantics is weakly bisimulation equivalent to the closed interacting semantics of \( K \) itself. Intuitively, this means that attaching \( C_i \) to \( K \) does not alter the behavior of \( K \), i.e. \( K \) is designed in such a way that it suitably coordinates with \( C_i \).

The compatibility result for PADL stems from the fact that \( \approx_{B} \), besides preserving deadlock freedom, is a congruence for the static operators of a classical process algebra. In order to get a similar result in the framework of \( \&milia \), where priorities come into play, we observe that \( \approx_{B} \) still is a congruence for the static operators when applied to the integrated semantics for EMPA, because this semantics retains the lower priority transitions. However, to make sure that no deadlock arises, we have to get rid of lower priority transitions, i.e. we have to reason on the functional semantics of an \( \&milia \) description. Here deadlocks can actually arise in the presence of choices among nonpassive actions having different priority levels within the behavior of an AEI. The reason is that, when we consider the AEI in isolation, the functional semantics of the AEI contains only the transitions related to the highest priority actions occurring in the choices. Instead, the functional semantics of the AEI in parallel with an attached AEI may expose some transitions related to lower priority actions occurring in the choices, as the highest priority ones may be prevented from being executed in the case they are interactions due to some synchronization constraint. In order to be able to define a compositional compatibility check on the functional semantics, it suffices to assume that every sequential EMPA term representing the behavior of an AEI is equally prioritized. This means that, in every alternative composition of the form \( \Sigma_{n=1}^{\infty} \langle a_n, \lambda_n \rangle \cdot E_n \) occurring in the behavior of an AEI:
• the initial nonpassive actions are all either exponential or immediate with the same priority level;
• every initial passive interaction can synchronize with a nonpassive interaction of another AEI whose rate is of the same kind as the rates of the initial nonpassive actions.

The constraint above can simply be checked at the syntax level (no state space construction is required).

**Definition 2.6.** Given an acyclic architectural type, let $C_1, \ldots, C_n$ be the AEIs attached to AEI $K$. $C_i$ is compatible with $K$ iff $[K; C_1, \ldots, C_n] \parallel S(K; C_1, \ldots, C_n) \approx B [K; C_1, \ldots, C_n]$.

**Theorem 2.7.** Given an acyclic architectural type, let $C_1, \ldots, C_n$ be the AEIs attached to AEI $K$. If the behavior of $K, C_1, \ldots, C_n$ is equally prioritized, the functional semantics of $[K; C_1, \ldots, C_n]$ is deadlock free, and $C_i$ is compatible with $K$ for all $i = 1, \ldots, n$, then the functional semantics of $[K; C_1, \ldots, C_n] = [K; K_1, C_1, \ldots, C_n] \parallel S(K; K_1, C_1, \ldots, C_n) \parallel \cdots \parallel S(K; C_1, K_2, C_2, \ldots, C_n) \parallel [C_n; K_1, \ldots, C_n]$ is deadlock free.

**Corollary 2.8.** Given an acyclic architectural type, if the behavior of each AEI is equally prioritized, the functional semantics of each AEI with the architectural interactions being hidden is deadlock free, and every AEI is compatible with each AEI attached to it, then the functional semantics of the architectural type is deadlock free.

Since the compatibility check is not sufficient for cyclic architectural types, the second check (interoperability) deals with cycles. In the case of PADM, a suitable interoperability check based on $\approx_B$ ensures the absence of deadlock within a cycle $C_1, \ldots, C_n$ of AEIs in the case that at least one of such AEIs is deadlock free. The basic condition to check is that at least one deadlock free $C_i$ interoperares with the other AEIs in the cycle, i.e. the parallel composition of the closed interacting semantics of the AEIs in the cycle projected on the interactions with $C_i$ only is weakly bisimulation equivalent to the closed interacting semantics of $C_i$. Intuitively, this means that inserting $C_i$ into the cycle does not alter the behavior of $C_i$, i.e. that the behavior of the cycle assumed by $C_i$ matches the actual behavior of the cycle.

**Definition 2.9.** Given an architectural type, let $C_1, \ldots, C_n$ be AEIs forming a cycle. $C_i$ interoperares with $C_1, \ldots, C_{i-1}, C_{i+1}, \ldots, C_n$ iff $[C_1, \ldots, C_n]/\{AType - \tau\} - S(C_i; C_1, \ldots, C_n) \approx_B [C_1, \ldots, C_n]$.

**Theorem 2.10.** Given an architectural type, let $C_1, \ldots, C_n$ be AEIs forming a cycle. If the behavior of $C_1, \ldots, C_n$ is equally prioritized, and there exists $C_i$, such that the functional semantics of $[C_i; C_1, \ldots, C_n]$ is deadlock free and $C_i$ interoperares with $C_1, \ldots, C_{i-1}, C_{i+1}, \ldots, C_n$, then the functional semantics of $[C_i; C_1, \ldots, C_n]$ is deadlock free.

On the performance side, we introduce $\astemilia$ a third check to detect architectural mismatches resulting in performance underspecification. This check (performance closure) ensures that the performance semantic model underlying an architectural type exists in the form of a continuous or discrete time MC.

**Definition 2.11.** An architectural type $A$ is performance closed iff $\mathcal{I}[[A]]$ has no passive transitions.

**Theorem 2.12.** An architectural type $A$ is performance closed iff no AEI behavior contains a passive action whose type is not an interaction, and every connected set of local interactions contains one interaction whose associated rate is exponential or immediate.

An $\astemilia$ description represents a family of software architectures called an architectural type. All the members of the family must have the same observable functional behavior and topology, while the internal behavior and the performance characteristics can vary. An instance of an architectural type can be obtained by invoking the architectural type and passing actual AEIs preserving the observable functional behavior of the formal AEIs, actual names for the architectural interactions, and actual values for the numeric parameters. Similarly to PADM, $\astemilia$ is equipped with an efficient, $\approx_B$ based check to verify whether an architectural type invocation conforms to an architectural type definition, in the sense that the architectural type invocation and the architectural type definition have the same observable semantics up to some relabeling. This ensures that all the correct instances of an architectural type possess the same compatibility, interoperability, and performance closure properties. The $\astemilia$ conformity check actually strengthens the PADM one, since it additionally requires the rate preservation between corresponding interactions of actual and formal AEIs.

**Definition 2.13.** Let $A(C_i; \ldots, C_n; a_1, \ldots, a_k; v_1, \ldots, v_k)$ be an invocation of the architectural type $A$ defined with formal AEIs $C_1, \ldots, C_n$, formal architectural interactions $a_1, \ldots, a_k$, and formal numeric parameters $v_1, \ldots, v_k$. $C_i$ conforms to $C_j$ iff there exist an injective relabeling function $\varphi_i$ for the interactions of $C_i$ and an injective relabeling function $\varphi_j$ for the interactions of $C_j$ such that $[C_i; \varphi_i] \approx_B [C_j; \{v_1/v_l, \ldots, v_k/v_h\}][\varphi_j]$ where the curly braces enclose a syntactical substitution and the interactions equally relabeled by $\varphi_i$ and $\varphi_j$ occur with the same kind of rate in the behavior of both $C_i$ and $C_j$.

**Definition 2.14.** Let $A(C_i; \ldots, C_n; a_1, \ldots, a_k; v_1, \ldots, v_k)$ be an invocation of the architectural type $A$ defined with formal AEIs $C_1, \ldots, C_n$, formal architectural interactions $a_1, \ldots, a_k$, and formal numeric parameters $v_1, \ldots, v_k$. If $C_i$ conforms to $C_j$ for all $i = 1, \ldots, n$, then the semantics of the architectural type invocation is defined by

$$[A(C_i; \ldots, C_n; a_1, \ldots, a_k; v_1, \ldots, v_k)] = [A][v_1/v_l, \ldots, v_k/v_h][a_1\rightarrow a_1, \ldots, a_k\rightarrow a_k]$$

**Theorem 2.15.** Let $A(C_1; \ldots, C_n; a_1, \ldots, a_k; v_1, \ldots, v_k)$ be an invocation of the architectural type $A$ defined with formal AEIs $C_1, \ldots, C_n$, formal architectural interactions $a_1, \ldots, a_k$, and formal numeric parameters $v_1, \ldots, v_k$. Let $C_i, \ldots, C_n$ be the AEIs of the architectural type invocation. If $C_i$ conforms to $C_j$ for all $i = 1, \ldots, n$, then there exist an injective relabeling function $\varphi_i$ for the interactions of the architectural type invocation and a relabeling function $\varphi$ for the interactions of the architectural type definition, with $\varphi$ being injective at least on the local interactions, such that $[C_i; \ldots, C_n][\varphi]\approx_B[A][v_1/v_l, \ldots, v_k/v_h][\varphi]$. 


where the interactions equally relabeled by \( \varphi \) and \( \varphi \) occur
with the same kind of rate in the semantics of both the architectural
type invocation and definition.

\[ \text{Corollary 2.16. Let } \mathcal{A}(\mathcal{C}_1, \ldots, \mathcal{C}_n; a_1, \ldots, a_i; v_1, \ldots, v_k) \text{ be an invocation of the architectural type } \mathcal{A} \text{ defined with formal AETs } \mathcal{C}_1, \ldots, \mathcal{C}_n, \text{ formal architectural interactions } a_1, \ldots, a_i, \text{ and formal numeric parameters } v_1, \ldots, v_k. \]

If, for all \( i = 1, \ldots, m, \mathcal{C}_i \) conforms to \( \mathcal{C}_i, \mathcal{C}_i' \) is equally prioritized iff so is \( \mathcal{C}_i \), and \( \mathcal{C}_i \) contains in its behavior a passive action whose type is not an interaction iff so does \( \mathcal{C}_i \), then the architectural type invocation and the architectural type definition have the same compatibility, interoperability and performance closure properties.

The proofs of the results presented in this section are simple reworking of those for PDL.

3. A QUEUEING NETWORK SEMANTICS FOR \( \text{ÆMILIA} \)

As seen in the previous section, each \( \text{ÆMILIA} \) description of a performance closed architectural type is provided with a MC model on which we can compute the performance metrics for the system under consideration. Unfortunately, such a MC model has two drawbacks. First, it suffers from the state space explosion problem, i.e. the number of states of the MC grows exponentially with the number of AETs. Second, it is a flat model, i.e. it does not keep track of the architectural structure, thus hampering altogether the interpretation of the performance figures at the architectural level, and in particular the identification of the AETs responsible for poor performance.

In order to overcome these two problems related to the efficient computation of performance figures and their interpretation on the architectural description, in this section we provide a mapping from \( \text{ÆMILIA} \) to QNs. The reason why we consider QNs as target model for the mapping is that they are endowed with efficient solution techniques that do not require the construction of the underlying state space, and that they preserve the structure of the system under study. The basic idea underlying this mapping is to identify three classes of QN basic elements – arrival processes, buffers, and service processes – and impose some restrictions on the syntax of the AETs, so that each of their instances exactly falls into one of the three classes. The mapping is then accomplished by translating each AET into the corresponding QN basic element and composing the QN basic elements according to the attachments.

3.1 QN Basic Elements

An arrival process is a generator of requests of a certain type, whose generation times follow a certain phase type distribution (which is an exponential distribution in the simplest case). Algebraically, an arrival process is composed of several exponentially timed and immediate actions representing the various phases of the generation, followed by an immediate action representing the arrival of the request at a buffer or a service process. Below is an example of behavior of an AET that is an exponential arrival process:

\[ \text{Arrival} \triangleq \langle \text{generate}, \lambda \rangle, \langle \text{deliver}, \infty \rangle, \text{Arrival} \]

where \( \text{deliver} \) is an output interaction.

A buffer is a repository of requests of different types that are waiting to be served. Algebraically, a buffer is composed only of passive actions representing the arrival or the departure of requests according to a certain discipline, where actions concerned with different types of requests are distinct. Below is an example of behavior of an AET that is a buffer with a position for a single type of requests, following a FIFO discipline on the departure side:

\[ \begin{align*}
&\text{Queue}_0 \triangleq \langle \text{arrive}, \ast \rangle, \text{Queue}_1 \\
&\text{Queue}_i \triangleq \langle \text{arrive}, \ast \rangle, \text{Queue}_{i+1} + \\
&\quad \langle \text{depart}, \ast \rangle, \text{Queue}_{i-1}, 0 < i < n \\
&\text{Queue}_n \triangleq \langle \text{depart}, \ast \rangle, \text{Queue}_{n-1} 
\end{align*} \]

where \( \text{arrive} \) is an input interaction whereas \( \text{depart} \) is an output interaction.

A service process is a server for requests of different types that are served one at a time, whose service times follow a certain phase type distribution. Algebraically, a service process is composed of a choice among several immediate actions representing the selection from some buffers of the next request to be served, followed by several exponentially timed and immediate actions representing the various phases of the service, possibly followed by an immediate action representing the leave of the served request. Below is an example of behavior of an AET that is an exponential service process for a single type of requests:

\[ \text{Server} \triangleq \langle \text{select}, \infty \rangle, \langle \text{serve}, \mu \rangle, \langle \text{leave}, \infty \rangle, \text{Server} \]

where \( \text{select} \) is an input interaction whereas \( \text{leave} \) is an output interaction. Since a service process may represent a server within a system with no buffer capacity, we also admit the case in which the algebraic description of the service process starts with a choice among several passive actions representing the selection from some arrival/service processes of the next request to be served. In such a case, the term above should be changed as follows:

\[ \text{Server} \triangleq \langle \text{select}, \ast \rangle, \langle \text{serve}, \mu \rangle, \langle \text{leave}, \infty \rangle, \text{Server} \]

As can be noted, exponentially timed actions are used to model the generation and service times for the requests. Immediate actions are used to model the output of the arrival processes, the input of the service processes through possible selections, the possible selection among parallel phases within the arrival and service processes, and the possible output of the service processes. Finally, passive actions are used to model the input and the output of the buffers and the input of the service processes whenever they are included in systems with no buffer capacity.

The graphical representation of the three classes of QN basic elements is shown in Fig. 2 for the examples considered above. Their graphical representation is consistent with the usual graphical representation adopted for QNs.

3.2 \( \text{ÆMILIA} \) Syntax Restrictions

Given the three classes of QN basic elements identified above, we have to make sure that every AET described in \( \text{ÆMILIA} \) falls into one of the three classes. Recalled that an AET models a sequential software component running on a single computational resource, we impose the following syntax restrictions:

1. The first restriction aims at easing the identification of those AETs that represent arrival or service processes, which are built around exponentially timed actions. It establishes that the interactions cannot be exponentially timed.
2. The second restriction aims at avoiding the unnatural application of the race policy to several distinct activities within the same sequential AET, thus causing the architect to separately model the computational elements of the system (i.e., arrival and service processes) with different AEIs. It establishes that an exponentially timed action cannot be alternative to another exponentially timed action.

3. The third restriction aims at allowing the precise computation of the probability distribution associated with every arrival or service process. It establishes that an exponentially timed action cannot be alternative to a passive or immediate action.

4. The fourth restriction aims at easing the identification of those AETs that represent buffers or service processes with no buffer capacity. It establishes that either all the actions in the behavior of an AET are passive, or only all the actions in an initial choice are. A consequence of this restriction is that choices between passive actions and immediate actions are forbidden as well.

5. The fifth restriction establishes the structure of an arrival process, thus making it possible to correctly model the generation of a single request at a time – on a software component running on a single computational resource – according to a certain phase type distribution. The behavior of an AET that represents an arrival process must start with a possibly empty choice among several noninteracting immediate actions. Every branch must then continue with a sequence of distinct phases whose unit element is an exponentially timed action followed by a possibly empty choice among several noninteracting immediate actions and output immediate interactions. Every branch must terminate with an output immediate interaction whose following behavior must be the same as that of the whole AET. A consequence of this restriction is that AETs representing arrival processes cannot have input interactions.

6. The sixth restriction establishes the structure of a service process, thus making it possible to correctly model the service of a single request at a time – on a software component running on a single computational resource – according to a certain phase type distribution. The behavior of an AET that represents a service process must start with a choice among several input immediate interactions or several input passive interactions, with each alternative possibly followed by a choice among several noninteracting immediate actions. Every branch must then continue with a sequence of distinct phases whose unit element is an exponentially timed action followed by a possibly empty choice among several noninteracting immediate actions and output immediate interactions. The behavior after an output immediate interaction must be the same as that of the whole AET. A consequence of this restriction is that choices between noninteracting immediate actions or output immediate interactions and input immediate interactions are forbidden.

The restrictions above are easily enforceable because they can be checked at the syntax level (no state space construction is required). For instance, for our compiler system example we can straightforwardly verify that all the restrictions above are satisfied, with $PG$ representing an arrival process, $PB$ representing a buffer, and $C$ representing a service process. As far as expressiveness is concerned, the syntax restrictions are reasonable, as they preserve much of the power that xMilia inherits from EMPA$_{gr}$. Additionally, they are consistent with the way systems are usually modeled, and do not hamper the description of typical situations like probabilistic/prioritized choices as well as activities whose duration is phase type. A limitation to the original modeling capabilities that such syntax restrictions introduce is that they do not allow for preemption, i.e., the fact that the service of a request of a certain type can be interrupted by the arrival of a request of another type having higher service priority. We conclude by pointing out that the restrictions above have not been imposed directly on the syntax that xMilia inherits from EMPA$_{gr}$, because this would leave out system descriptions that can be analyzed (on a MC model) without resorting to a QN model.

### 3.3 Mapping AEIs to QN Basic Elements

The first step of the translation of a performance closed architectural type into a QN consists of mapping every AEI to a QN basic element, which is carried out through several functions to be applied to the AEI behavior. In the following, we denote by $STG$ the set of state transition graphs labeled with EMPA$_{gr}$ actions, by $PTDistr$ the set of phase type distributions, by $G$ the set of sequential EMPA$_{gr}$ terms, by $G$ the set of sequential EMPA$_{gr}$ terms containing only passive actions, and by $STG$ the set of state transition graphs labeled with EMPA$_{gr}$ actions augmented with an additional piece of information specifying whether the corresponding action type is declared to be an input or an output interaction.
The first (partial) function, \( \text{input} : \mathcal{G}_{\text{seq}} \rightarrow 2^{\text{Act}} \), documents the classes of requests accepted by a buffer or served by a service process by recording the corresponding actions. If we consider Fig. 2, the application of function \( \text{input} \) results in the set of actions labeling the incoming arcs of the buffer and the service process. Given an AEI representing a buffer or a service process with behavior \( E \), \( \text{input}(E) \) is the set of actions occurring in \( E \) whose type is declared to be an input interaction for that AEI. In the compiler system example of Table 1 we have

\[
\begin{align*}
\text{input}(\text{ProgramBuffer}) &= \{ \langle \text{get\_program, \ast} \rangle \} \\
\text{input}(\text{Compiler}) &= \{ \langle \text{select\_program, \infty} \rangle \}
\end{align*}
\]

The second (partial) function, \( \text{s\_policy} : \mathcal{G}_{\text{seq}} \rightarrow \text{STG} \), describes the policy according to which the next request is selected from a buffer by a service process. Given an AEI representing a service process with behavior \( E \), \( \text{s\_policy}(E) \) is the initial state of \( E \) together with its outgoing transitions and destination states. In the compiler system example of Table 1 we have that \( \text{s\_policy}(\text{Compiler}) \) is as depicted below:

\[
\begin{align*}
\text{get\_program, \infty}
\end{align*}
\]

which means that there is no actual selection to be carried out.

The third (partial) function, \( \text{process} : \mathcal{G}_{\text{seq}} \rightarrow 2^{\text{AType}} \), documents the phases of the generation or service of a request by recording the corresponding action types. If we consider Fig. 2, the application of function \( \text{process} \) results in the set of action types labeling the triangle of the arrival process and the circle of the service process. Given an AEI representing an arrival or service process with behavior \( E \), \( \text{process}(E) \) is the set of action types occurring in \( E \) that are not declared to be interactions for that AEI. In the compiler system example of Table 1 we have

\[
\begin{align*}
\text{process}(\text{ProgramGenerator}) &= \{ \text{generate\_program} \} \\
\text{process}(\text{Compiler}) &= \{ \text{recognize\_tokens, parse\_phrases, check\_phrases, opt\_yes, opt\_no, optimize\_generate\_code} \}
\end{align*}
\]

The fourth (partial) function, \( \text{ptdistr} : \mathcal{G}_{\text{seq}} \rightarrow \text{PTDistr} \), computes the phase type distribution associated with the generation or service of a request. If we consider Fig. 2, the application of function \( \text{ptdistr} \) results in the probability distribution labeling the triangle of the arrival process and the circle of the service process. Given an AEI representing an arrival or service process with behavior \( E \), \( \text{ptdistr}(E) \) is defined as the smallest phase type distribution satisfying the equalities depicted in Table 2, where \( \text{exp} \) stands for an exponential distribution, \( \text{hyperexp} \) stands for a hyperexponential distribution, and \( \text{hyperexp} \) stands for a hyperexponential distribution. In the compiler system example of Table 1 we have

\[
\begin{align*}
\text{ptdistr}(\text{ProgramGenerator}) &= \text{exp}(\lambda) \\
\text{ptdistr}(\text{Compiler}) &= \text{hyperexp}(\text{exp}(\mu_1), \text{exp}(\mu_2), \text{exp}(\mu_3), \text{hyperexp}(p_0, \text{hypexp}(\text{exp}(\mu_0), \text{exp}(\mu_3)), 1 - p_0, \text{exp}(\mu_3)))
\end{align*}
\]

The fifth function, \( \text{b\_policy} : \mathcal{G}_{\text{seq,bst}} \rightarrow \text{STG} \), describes the policy according to which the requests are accepted and delivered by a buffer. Given an AEI representing a buffer with behavior \( E \), \( \text{b\_policy}(E) \) is \( E \) where each transition label is augmented with an additional piece of information specifying whether the corresponding action type is declared to be an input or an output interaction. For the compiler system example of Table 1, \( \text{b\_policy}(\text{ProgramBuffer}) \) is given by the following \( \text{STG} \) :

\[
\begin{align*}
\text{get\_program, \ast}, \text{get\_program, \ast}, \text{get\_program, \ast}, \text{get\_program, \ast}, \text{get\_program, \ast}, \text{get\_program, \ast}
\end{align*}
\]

The \( \text{STG} \) above has the typical structure of a birth-death process, thus abstracting from the identity of the individual requests. This is a typical situation with the buffers of the classical QNs, therefore we can assume that the buffer above is governed by the FIFO discipline.

The sixth (partial) function, \( \text{b\_capacity} : \mathcal{G}_{\text{seq,bst}} \times \text{AType} \rightarrow \mathbb{N} \cup \{\infty\} \), describes the capacity of a buffer w.r.t. all the classes of requests that it accepts. Given an AEI representing a buffer with behavior \( E \) and an input interaction \( a_{in} \) of the AEI whose related output interaction is \( a_{out} \), \( \text{b\_capacity}(E, a_{in}) \) is computed on the basis of \( \text{b\_policy}(E) \) as follows. If \( \text{b\_policy}(E) \) contains a cycle composed of only input interactions among which \( a_{in} \), then \( \text{b\_capacity}(E, a_{in}) = \infty \). If this is not the case, we consider every maximal simple cycle in \( \text{b\_policy}(E) \) starting from the initial state and containing occurrences of \( a_{in} \) and \( a_{out} \), and we compute the maximum between the length of the longest sequence of occurrences of \( a_{in} \), with no intervening occurrences of \( a_{out} \) and the algebraic sum of the occurrences of \( a_{in} \) \((+1)\) and \( a_{out} \) \((-1)\).

The seventh function, \( \text{output} : \mathcal{G}_{\text{seq}} \rightarrow 2^{\text{Act}} \), documents the classes of requests that can leave a buffer or a service process by recording the corresponding actions. If we consider Fig. 2, the application of function \( \text{output} \) results in the set of actions labeling the outgoing arcs of the QN basic elements. Given an AEI with behavior \( E \), \( \text{output}(E) \) is the set of actions occurring in \( E \) whose type is declared to be an output interaction for that AEI. In the compiler system example of Table 1 we have

\[
\begin{align*}
\text{output}(\text{ProgramGenerator}) &= \{ \langle \text{deliver\_program, \infty} \rangle \} \\
\text{output}(\text{ProgramBuffer}) &= \{ \langle \text{put\_program, \ast} \rangle \} \\
\text{output}(\text{Compiler}) &= \emptyset
\end{align*}
\]

We conclude this section by showing in Fig. 3 the three QN basic elements resulting from the first step of the translation of the performance closed architectural type representing the compiler system of Table 1.

### 3.4 Connecting QN Basic Elements

The second step of the translation of a performance closed architectural type into a QN simply consists of connecting the basic QN elements (stemming from the translation of the AEIs) according to the attachments. Graphically, this amounts to superposing the arrow headed arcs corresponding to attached interactions, with the weights of the intermediate interactions labeling the arcs leaving the arrival and service processes used to determine the routing probabilities. In the case of our compiler system example we obtain the QN depicted in Fig 4.

\[\text{Traversing each state at most once.}\]
4. MODELING TWO ALTERNATIVE COMPILER ARCHITECTURES

In this section we illustrate the proposed approach by describing with Æmilia two alternative architectures for the compiler system and building the associated QN models through the semantics described in Sect. 3.

The compiler component shown in Table 1 examines one source program at a time, i.e. it is a completely sequential compiler. An alternative architecture allows the compilation of a program to start before the previous one has been completed. This is achieved through a pipeline like structure obtained by splitting the various phases of the compiler into different AETs for the lexer, parser, checker, optimizer, and generator, and by connecting them in such a way that each phase can work on one single source program at a time.

W.r.t. the compiler system depicted in Table 1, we replace CompilerT with ConcurrentCompilerT following the one, whose behavior is ruled by the new architectural type PipelineCompiler:

| elem_type | CompilerT(exp_rate µ1, µp, µo, µg; weight p0) |
| behavior  | Compiler = PipelineCompiler(; select_program; µ1, µp, µo, µg; p0) |

where the absence of actual AETs in the architectural type invocation means that they coincide with the formal ones.

The Æmilia graphical representation of PipelineCompiler is shown in Fig. 5, while its Æmilia specification is shown in Table 3. The pipeline stream between the different compiler phases is realized by directly connecting their corresponding AETs. By applying to each AEI of Table 3 the functions defined in Sect. 3, we get the corresponding QN basic elements.

The QN model associated with the Æmilia specification of the concurrent compiler system is very similar to the one representing the pipeline compiler system. The weights of the output immediate actions associated with the checker service process are used to determine the routing probabilities of the two following branches. Note that the QN structure closely resembles the structure of the flow graph in Fig. 5, which should make it easier to interpret at the SA level the performance results obtained at the QN level.

We now consider a second alternative architecture of the compiler system that allows the parsing, checking, optimizing and generating phases to proceed in parallel. This is achieved by providing ParserT, CheckerT, OptimizerT, and GeneratorT of PipelineCompiler with their own (infinite) buffers, in such a way that they can concurrently work on different source programs. W.r.t. Table 1, we replace CompilerT with ConcurrentCompilerT following the one, whose behavior is ruled by the new architectural type ConcurrentCompiler:

| elem_type | CompilerT(exp_rate µ1, µp, µo, µg; weight p0) |
| behavior  | Compiler = ConcurrentCompiler(; select_program; µ1, µp, µo, µg; p0) |

The Æmilia graphical representation of ConcurrentCompiler is shown in Fig. 7, while its Æmilia specification can easily be derived from the one of PipelineCompiler by adding buffer AETs to ParserT, CheckerT, OptimizerT, and GeneratorT. The QN model associated with the Æmilia specification of the concurrent compiler system is very similar to the one representing the pipeline compiler system in Fig. 6. The main difference is that the buffer capacity of the P, C, O and G service centers changes from zero to infinity.

It is easy to verify that the MCs associated with the Æmilia specifications of the three variants of the compiler system are infinite (hence they cannot be built automatically from the Æmilia specifications). On the other hand, the
<table>
<thead>
<tr>
<th>archi_type</th>
<th>PipelineCompiler(exp_rate µlexer, µparser, µchecker, µoptimizer, µgenerator; weight proboptimizer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>archi_elem_types</td>
<td></td>
</tr>
<tr>
<td>elem_type</td>
<td>LexerT(exp_rate µ₁)</td>
</tr>
<tr>
<td>behavior</td>
<td>Lexer = &lt;select_program, ∞&gt;.&lt;recognize_tokens, µ&gt;.&lt;send_token_seq, ∞&gt;.Lexer</td>
</tr>
<tr>
<td>interactions</td>
<td>input select_program</td>
</tr>
<tr>
<td>output</td>
<td>send_token_seq</td>
</tr>
<tr>
<td>elem_type</td>
<td>ParserT(exp_rate µₚ)</td>
</tr>
<tr>
<td>behavior</td>
<td>Parser = &lt;get_token_seq, ∞&gt;.&lt;parse_phrases, µₚ&gt;.&lt;send_phrase_seq, ∞&gt;.Parser</td>
</tr>
<tr>
<td>interactions</td>
<td>input get_token_seq</td>
</tr>
<tr>
<td>output</td>
<td>send_phrase_seq</td>
</tr>
<tr>
<td>elem_type</td>
<td>CheckerT(exp_rate µₖ; weight p₀)</td>
</tr>
<tr>
<td>behavior</td>
<td>Checker = &lt;get_phrase_seq, ∞&gt;.&lt;check_phrases, µₖ&gt;.&lt;send_checked_seq1, ∞₁&gt;p₀&gt;.Checker + &lt;send_checked_seq2, ∞₁;1−p₀&gt;.Checker</td>
</tr>
<tr>
<td>interactions</td>
<td>input get_phrase_seq</td>
</tr>
<tr>
<td>output</td>
<td>send_checked_seq1, send_checked_seq2</td>
</tr>
<tr>
<td>elem_type</td>
<td>OptimizerT(exp_rate µₒ)</td>
</tr>
<tr>
<td>behavior</td>
<td>Optimizer = &lt;get_checked_seq1, ∞&gt;.&lt;optimize, µₒ&gt;.&lt;send_optimized_seq, ∞&gt;.Optimizer</td>
</tr>
<tr>
<td>interactions</td>
<td>input get_checked_seq1</td>
</tr>
<tr>
<td>output</td>
<td>send_optimized_seq</td>
</tr>
<tr>
<td>elem_type</td>
<td>GeneratorT(exp_rate µ₉)</td>
</tr>
<tr>
<td>behavior</td>
<td>Generator = &lt;get_checked_seq2, ∞&gt;.&lt;generate_code, µ₉&gt;.Generator + &lt;get_optimized_seq, ∞&gt;.&lt;generate_code, µ₉&gt;.Generator</td>
</tr>
<tr>
<td>interactions</td>
<td>input get_checked_seq2, get_optimized_seq</td>
</tr>
<tr>
<td>archi_topology</td>
<td></td>
</tr>
<tr>
<td>archi_elem_instances</td>
<td>L : LexerT(µlexer)</td>
</tr>
<tr>
<td>P : ParserT(µparser)</td>
<td></td>
</tr>
<tr>
<td>C : CheckerT(µchecker; proboptimizer)</td>
<td></td>
</tr>
<tr>
<td>O : OptimizerT(µoptimizer)</td>
<td></td>
</tr>
<tr>
<td>G : GeneratorT(µgenerator)</td>
<td></td>
</tr>
<tr>
<td>archi_interactions</td>
<td>input L.select_program</td>
</tr>
<tr>
<td>archi_attachments</td>
<td>from L.send_token_seq to P.get_token_seq</td>
</tr>
<tr>
<td>from P.send_phrase_seq to C.get_phrase_seq</td>
<td></td>
</tr>
<tr>
<td>from C.send_checked_seq1 to O.get_checked_seq1</td>
<td></td>
</tr>
<tr>
<td>from C.send_checked_seq2 to G.get_checked_seq2</td>
<td></td>
</tr>
<tr>
<td>from O.send_optimized_seq to G.get_optimized_seq</td>
<td></td>
</tr>
</tbody>
</table>

Table 3: Textual description of PipelineCompiler
corresponding QN models can be solved either by product-form algorithms or by approximate methods avoiding the construction of the MC.

The three variants of the compiler system have already been presented in [1], where the authors propose a methodology to derive a QN model from a labeled transition system describing the behavior of a SA. The QN models obtained for the three variants of the compiler system using the methodology in [1] and our semantics coincide. Steady state analysis can be performed on such QN models in order to calculate performance indices like the mean number of customers in the system, throughput, system utilization, and mean system response time. The detailed evaluation and comparison of the obtained QN models is out of the scope of this paper: a discussion can be found in [1]. We just want to point out that, under the hypothesis of exponential service time distribution at each service center, FIFO service discipline, Poisson arrivals, and independence between services and arrival times, the QNs of the sequential and concurrent compilers show a product-form solution, while the QN of the pipeline compiler can be solved by approximate methods.

5. CONCLUSION

In this paper we have proposed the integration of SPAs and QNs at the software architecture level of design, in order to take advantage of their complementary strengths in terms of functional and quantitative analysis. Such an integration has been achieved by introducing Æmilia, an EMPAρ based ADL for the compositional, graphical and hierarchical modeling of SAs, which is equipped with some checks for the detection of architectural mismatches. For Æmilia we have defined a semantics based on QNs, with the goals of exploiting the efficient solution methods of QNs and enabling the interpretation at the SA level of the performance figures obtained at the QN level. Our QN based translation is linear in the number of components of the SA and can deal with unbounded buffers. Therefore, it is clearly advantageous w.r.t. the usual MC based translation, as this results in a state space whose size grows exponentially with the number of components of the SA.

Our semantics based on QNs is inspired by [1], where a methodology has been proposed to derive a QN model from a transition system description of a SA. With our approach centered on Æmilia, we lose the independence from the ADL, but we gain in terms of efficiency, because we avoid the construction of the transition system altogether. On the SPA side, it is worth recalling that several papers, like e.g. [9, 19, 12], have addressed the issue of characterizing at the syntax level the terms whose underlying MC admits a product-form solution. Our approach is different, in the sense that it maps an Æmilia specification to a QN independently of the satisfaction of a product-form condition. The only constraint that must be satisfied is given by the six syntax restrictions in Sect. 3.2, which do not severely limit the expressive power.

Our translation maps Æmilia specifications to open or closed QNs with an arbitrary topology, general arrival and service distributions (approximated with phase typed ones whenever necessary), and FIFO buffers with finite or infinite capacity. We have focussed on basic QNs to take advantage of their efficient analytical methods, such as product-form solution algorithms. However, in principle we may consider extended QNs [15, 14, 13], which can contain some other element types such as fork and join nodes, subnetwork population constraints, finite queue capacity and various blocking mechanisms, multiple classes of customers, and various scheduling disciplines including preemption, which we do not currently permit. A translation of Æmilia specifications into extended QN models is left for future work.

We also plan to deepen the investigation of the issue of interpreting at the SA level the performance figures calculated at the QN level. Similarly to the architectural checks for the detection of deadlock related architectural mismatches, we would like to develop suitable techniques that allow us to identify the software components that are responsible for the achievement of poor performance.

6. REFERENCES

Figure 6: QN associated with PipelineCompiler

Figure 7: Flow graph of ConcurrentCompiler

Amsterdam (The Netherlands), 2001


